



US008854138B2

(12) **United States Patent**  
**Lam**

(10) **Patent No.:** **US 8,854,138 B2**  
(45) **Date of Patent:** **Oct. 7, 2014**

(54) **BUFFER AMPLIFIER**

(71) Applicant: **Chi Ming John Lam, Shatin (HK)**

(72) Inventor: **Chi Ming John Lam, Shatin (HK)**

(\* ) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: **13/692,703**

(22) Filed: **Dec. 3, 2012**

(65) **Prior Publication Data**

US 2013/0093517 A1 Apr. 18, 2013

(51) **Int. Cl.**

- H03F 3/217* (2006.01)
- A61K 31/4045* (2006.01)
- A23L 1/30* (2006.01)
- A23L 1/302* (2006.01)
- A23L 1/305* (2006.01)
- A61K 31/519* (2006.01)
- H03F 3/45* (2006.01)
- A61K 31/205* (2006.01)
- A61K 31/675* (2006.01)
- A61K 31/198* (2006.01)
- A61K 31/40* (2006.01)
- A61K 31/4415* (2006.01)
- A61K 31/405* (2006.01)
- A61K 31/714* (2006.01)
- A61K 31/7056* (2006.01)

(52) **U.S. Cl.**

CPC ..... *H03F 3/45071* (2013.01); *A61K 31/4045* (2013.01); *A23L 1/30* (2013.01); *A23L 1/302* (2013.01); *A23L 1/305* (2013.01); *A61K 31/519* (2013.01); *A61K 31/205* (2013.01); *A61K 31/675* (2013.01); *A61K 31/198* (2013.01); *A61K 31/40* (2013.01); *A61K 31/4415*

(2013.01); *A61K 31/405* (2013.01); *A61K 31/714* (2013.01); *A23V 2002/00* (2013.01); *A61K 31/7056* (2013.01)

USPC ..... **330/264**; 330/255

(58) **Field of Classification Search**

CPC ..... **H03F 3/217**  
USPC ..... **330/264, 255, 269**  
See application file for complete search history.

(56) **References Cited**

U.S. PATENT DOCUMENTS

3,914,702	A *	10/1975	Gehweiler	330/264
4,021,747	A *	5/1977	Todokoro	330/253
4,433,303	A *	2/1984	Sasaki	330/264
6,411,167	B2 *	6/2002	Laaser	330/264
7,920,027	B2 *	4/2011	Keerti	330/264

\* cited by examiner

*Primary Examiner* — Henry Choe

(74) *Attorney, Agent, or Firm* — William J. Sapone; Ware Fressola Maguire & Barber LLP

(57) **ABSTRACT**

A buffer amplifier with unity voltage gain, high input impedance, high speed, high current gain, high output power and low offset includes three stages and a DC servo circuit. The first stage of the buffer amplifier contains complementary N-channel and P-channel MOSFET source followers that provide high input impedance to buffer the input signal source. A feedback DC servo signal is provided to correct the subsequent stages so as to maintain the output at virtual DC ground level. The second stage is a driver stage that also contains complementary N-channel and P-channel MOSFET source followers to provide sufficient current to drive the output stage. The last stage is an output stage that contains at least one pair of complementary power MOSFETs or BJTs to deliver high currents to a load.

**28 Claims, 4 Drawing Sheets**

